


# CS 315-01 Processor Design Decoding

## Lab 05 - RegFile and ALU

PC byte address  $\rightarrow$  word address





# Memory






addr\_byte


$$\text{addr\_word} = \text{addr\_byte} / 4$$

$$\text{addr\_word} = \text{addr\_byte} \gg 2$$




64 bit addr






# Decoding

- Reg Decoder → get reg #s
- Imm Decoder → form 64 bit signed immediates
- Inst Decoder →





# Reg Decoder




⇒ RegFile

one splitter




Can  
change  
order  
in splitter  
config


# Imm Decoder




ImmSel




# S-Type Immediate




Goal: To Construct a 64 bit Signed value



# How to implement the sign extender



Option #1



Option #2

